Skip to content
View stffrdhrn's full-sized avatar
🌴
Working on it
🌴
Working on it

Organizations

@openrisc

Block or report stffrdhrn

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. sdram-controller sdram-controller Public

    Verilog SDRAM memory controller

    Verilog 312 95

  2. uart uart Public

    Verilog uart receiver and transmitter modules for De0 Nano

    Verilog 18 10

  3. adc_interface adc_interface Public

    Verilog ADC interface for adc128s022 found in De0 Nano

    Verilog 12 3

  4. kicad-spice-demo kicad-spice-demo Public

    Demo of simulating kicad schematics in spice

    Eagle 12 6

  5. gcc gcc Public

    Forked from gcc-mirror/gcc

    GCC port rewrite for OpenRISC

    12 5

  6. tls-examples tls-examples Public

    TLS access example code snippets

    Makefile 11 5