Skip to content

Issues: openrisc/orpsoc-cores

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

12 Open 17 Closed
12 Open 17 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

atlys core fails to build with ise 14.7
#112 opened Jan 17, 2017 by Fatsie
2
Problem with 'or1200-generic' after updating verilator from 3.882 to 3.890
#111 opened Dec 12, 2016 by rjfnobre
1
Verilator test bench for the 'vscale-generic' system
#110 opened Dec 12, 2016 by rjfnobre
12
Executing more than one testbench
#109 opened Nov 21, 2016 by rjfnobre
3
wb_ack_o missing in wb_to_avalon_bridge for BURST_SUPPORT = 0
#108 opened Oct 28, 2016 by AakaFosfor
4
"fusesoc sim wb_sdram_ctrl" fails with the latest project version
#107 opened Sep 8, 2016 by oleg-nenashev
No pin assignment of JTAG_TAP for de0_nano
#103 opened Jul 23, 2016 by zavax2005
3
plusargs removal
#98 opened Apr 19, 2016 by Hooligan-0
1
fusesoc simulation with atlys
#88 opened Sep 22, 2015 by sgiaconi
1
API for Cores
#87 opened Sep 7, 2015 by salmansheikh
9
how do I synthesize this in quartus for the de0 nano
#86 opened Aug 13, 2015 by salmansheikh
@olofk
24
Support for XuLA2 board?
#49 opened Apr 6, 2014 by lollisoft
2
ProTip! Adding no:label will show everything without a label.